ASIC Physical Design (Standard Cell). (can also do full custom layout). Floorplan. Chip/Block. Place & Route. Std. Cells. Component-Level Verilog Netlist.
確定! 回上一頁