Standard cells let automated tools design a complex integrated circuit from a description in a language such as Verilog.
確定! 回上一頁