Allows the creation of a complete sub-system by joining Verilog-A modules in the Verilog-A environment ... $sscanf, Decodes a string and writes to arguments.
確定! 回上一頁