When a negative pulse (or level) is applied to the –set input of the NAND gate latch, ... Concurrent set and reset inputs represent an invalid condition, ...
確定! 回上一頁