PLL2 node binding for Connectivity line devices (STM32F105/STM32F107) Takes clk_hse as input clock, using prediv as prescaler. Each PLL as its own output ...
確定! 回上一頁