你即將離開本站

並前往https://www.synopsys.com/verification/static-and-formal-verification/timing-constraints-manager.html

Timing Constraints Manager

... designers to improve chip design by verifying, generating, and managing SDC constraints. Synopsys Timing Constraints Manager is a complete solution for the ...

確定！ 回上一頁

查詢 「SDC IC Design」的人也找了：

  1. sdc半導體
    2.
  2. SDC file
    3.
  3. SDC
    4.
  4. Synopsys design constraints
    5.