This paper presents a 9-bit fully differential 200KS/s low-power successive-approximation-register (SAR) analog-to-digital converter (ADC).
確定! 回上一頁