In the second, the reference clock polarity is inverted (by asserting a SelectInvertedRefClk control signal), the PLL is allowed to re-lock, and then the ...
確定! 回上一頁