the configuration clock that drives the PROM and the. FPGA. After the rising CCLK edge, data is available on the. PROMs DATA (D0-D7) pins.
確定! 回上一頁