16n prefetch DDR architecture. • 2-channel partitioned architecture for low RD/WR energy and low average latency. • 8 internal banks per channel for ...
確定! 回上一頁