KEYWORDS: Transistor stacking, self-adjustable voltage level circuit, leakage power, clock distribution network, sub threshold current, logic optimisation.
確定! 回上一頁