Design and Implementation of Enhanced Leakage Power Reduction. Technique in CMOS VLSI Circuits. Ayesha Firdous 1, M.Anand 2 and B.Rajan 3.
確定! 回上一頁