Polling and Interrupt ... Using interrupts to notify the processor when an I/O device requires ... MIPS has 6 hardware and 2 software interrupt levels.
確定! 回上一頁