Besides, techniques of transistor load linearization and layout improvement are proposed to further reduce and linearize the parasitic capacitance.
確定! 回上一頁