module veri_test(in, out); input [3:0] in; output [1:0] out; assign out = in[0:1]; endmodule. ACTION: Use the same direction in the part-select of a vector ...
確定! 回上一頁