obfuscator.vhdlfile/obfuscator.verilogfile. These commands are used to transform a single VHDL/Verilog/SystemVerilog file into obfuscated code.
確定! 回上一頁