The test of the FPGA takes place in 32 clock cycles and is independent of the number blocks in the FPGA, because each block is tested simultaneously.
確定! 回上一頁