Add the board delays from upstream device to FPGA into the input delay. So if the delays are max 200ps and min 100ps, then the max min ...
確定! 回上一頁