N + buried layers are required for high voltage PMOS and isolated high voltage NMOS devices. If LVNW areas of different potentials contact a common NBL, then ...
確定! 回上一頁