PDF | An investigation of MOS transistor mismatch is undertaken and a methodology is developed for optimizing mismatch without increasing layout area.
確定! 回上一頁