what is right way to make latch in verilog? When i try synthesizing both ways on vivado i get latch ... ) always @(enable,input) begin q ...
確定! 回上一頁