Inferring Latches in Verilog. • Assigning a reg type to itself in an always. @(*) block also infers a latch module self_loop(input a, input.
確定! 回上一頁