3 Answers 3 · a circuit whose output holds whichever of the two inputs was last high (a Set/Reset or SR latch) · a circuit whose output holds the ...
確定! 回上一頁