1, Modeling and Simulation of Layout-defined Voltage-scalable Double-gate FinFET for over 5-V Applications, IEDMS 2020, 2020-10-15~2020-10-16.
確定! 回上一頁