Job Description 1.5G Flagship SoC chip planning and Chip Top & Infrastructure integration 2.3D IC Chiplet chip floorplanning and package co-design 3.
確定! 回上一頁