我想了解front-end to back-end, 簡單的verilog coding, synthesis tool, STA, formal verification, physical synthesis, 還有各階段sign-off flow, ...
確定! 回上一頁