下面给出混合仿真的SPICE 网表:. * IBIS and s-parameter Test(signal integrity test) .option post .tran 0.01n 50n vin in 0 pulse(0V 5V 0n 1n 1n 8n 20n) x1 in out ...
確定! 回上一頁