Hspice simulation Example> Inverter 설계 및 simulation Inverter vdd in Netlist. subckt Inverter out in vdd vss M_p out in vdd PMOS_VTL w=10 u l=0.
確定! 回上一頁