*Hspice simulation. Example> Inverter 설계 및 simulation .subckt Inverter out in vdd vss. M_p out in vdd vdd PMOS_VTL w=10u l=0.05u.
確定! 回上一頁