In order to speed up the HMAC SHA-256 algorithm, this paper proposes a three-stage pipeline hardware implementation of this algorithm.
確定! 回上一頁