In this paper, the HLS tool from Xilinx is used to generate different design architectures and then analyze the probability of errors in those architectures ...
確定! 回上一頁