你即將離開本站

並前往https://digital-library.theiet.org/content/journals/10.1049/el_19990765

Efficient algorithm for glitch power reduction - IET Digital Library

An efficient algorithm is proposed for reducing glitch power dissipation in CMOS logic circuits. The proposed algorithm takes a path balancing approach that ...

確定！ 回上一頁

查詢 「Glitch circuit」的人也找了：

  1. Glitch circuit
    2.
  2. Glitch VLSI
    3.
  3. Glitches in combinational circuits
    4.
  4. Latch glitch
    5.
  5. Counter glitch
    6.
  6. Verilog glitch
    7.
  7. Glitch suppression
    8.
  8. Glitch bug
    9.