你即將離開本站

並前往https://community.intel.com/t5/Intel-Quartus-Prime-Software/What-is-usage-of-quot-generate-quot-in-Verilog/td-p/148780

What is usage of "generate" in Verilog? - Intel Communities

The compiler is able to figure out that a for/if/case statement in a module context outside a procedural context is a generate block.

確定！ 回上一頁

查詢 「Generate block」的人也找了：

  1. Verilog generate block
    2.
  2. Verilog generate block name
    3.
  3. Generate block
    4.
  4. generate blocks in verilog
    5.
  5. SystemVerilog generate
    6.
  6. Verilog generate always
    7.
  7. verilog generate用法
    8.
  8. Verilog generate module
    9.