//Half adder module Half_adder( a, b, carry, sum ); input a; input b; output carry; output sum; and andl(carry, a, b);//AND gate carry = a and b xor ...
確定! 回上一頁