A Pipeline SAR ADC With Second-Order Interstage Gain Error Shaping. JSSC, 2020 (VLSI invited submission). ©2023 清华大学电子工程系创芯实验室. Published with ...
確定! 回上一頁