SR latch: (a) circuit using NAND gates; (b) truth table; (c) logic symbol; (d) timing diagram. S. R. Q. Qnext. Qnext'. 0. 0. ×.
確定! 回上一頁