CONTROL_REG ( bits 0,1 – clock phase, bit 2 – enable delay). Added functionality to enable direct connection. L0 pulse to fanout outputs.
確定! 回上一頁