你即將離開本站

並前往http://vlsi.hongik.ac.kr/lecture/%EC%9D%B4%EC%A0%84%20%EA%B0%95%EC%9D%98%20%EC%9E%90%EB%A3%8C/vlsi/2_lect5_Logical_Effort_Rabaey_33.pdf

Logical Effort (Sizing Staging Fan out)

i.e., the delay of an inverter is a function of the ratio between its external load capacitance and its input gate capacitance: the effective fan out f.

確定！ 回上一頁

查詢 「Fan-out delay」的人也找了：

  1. fan out中文
    2.
  2. fan in fan out定義
    3.
  3. Fan out
    4.
  4. Fan-out verilog
    5.
  5. Integrated fan-out
    6.
  6. CMOS fan out
    7.
  7. Propagation delay
    8.
  8. Fan-Out package
    9.