circuit offers high−side gate driver operation up to VS = −9.8 V. (typical) for VBS = 15 V. The UVLO circuit prevents malfunction when VDD and VBS are.
確定! 回上一頁