ECC FIFO mechanism off-loads the extra information to off-chip DRAM. We augment each cache line with a tier-. 1 code, which provides error detection ...
確定! 回上一頁