A cache controller 106 controls the cache memory 104 for pre-reading the contents of the FIFO memory 102 and collectively reading/writing data of the same ...
確定! 回上一頁