and having a reasonable complexity (1010 CLBs). Keywords: Error detecting correcting codes; Reed-Solomon encoder/decoder; VHDL language; FPGA.
確定! 回上一頁