你即將離開本站

並前往https://github.com/MiSTer-devel/EDSAC_MiSTer

MiSTer-devel/EDSAC_MiSTer: FPGA Verilog implementation ...

FPGA Verilog implementation of 1949 EDSAC Computer with animated tape reader, panel, teleprinter and CRT scope - GitHub - MiSTer-devel/EDSAC_MiSTer: FPGA ...

確定！ 回上一頁

查詢 「EDSAC」的人也找了：

  1. EDSAC
    2.
  2. IBM 701
    3.
  3. EDSAC simulator
    4.
  4. Leo computer
    5.
  5. Ibm 650
    6.
  6. Colossus computer
    7.
  7. Manchester baby
    8.
  8. Z4 computer
    9.