This paper presents a technique for addition of IEEE 754 double precision floating-point numbers within two clock cycles.
確定! 回上一頁