For a direct-mapped cache design with 32-bit address, the following bits of address are used to access the cache: TAG: bits 31-10. Page 2. 2. Index: bits 9-4.
確定! 回上一頁