你即將離開本站

並前往https://ieeexplore.ieee.org/document/1031560

A 3.3 V-110 MHz 10-bit CMOS current-mode DAC - IEEE Xplore

A new deglitch circuit is proposed to minimize the glitch energy. The simulation shows a conversion rate of 110 MHz, INI/DNL of /spl plusmn/0.8 LSB//spl ...

確定！ 回上一頁

查詢 「Deglitch circuit」的人也找了：

  1. Glitch circuit
    2.
  2. Glitches in combinational circuits
    3.
  3. Glitches in cmos
    4.
  4. Glitch power
    5.
  5. Capacitor
    6.
  6. Glitch Filter
    7.
  7. Glitch waveform
    8.
  8. Glitch bug
    9.