Signal TARGET1 is asserted at the same time as SOURCE and deasserted at the first rising edge of the clock CLK when SOURCE is deasserted .
確定! 回上一頁