a signal is asserted when its logical state is set (forced) to true , deasserted when it's set to false or unknown - note that some signals are true with low ...
確定! 回上一頁