By design, PCIe® core sets active high TxsWaitRequest_o to high after it is out of reset. However, application logic should only monitor TxsWaitRequest_o ...
確定! 回上一頁