S1, S2, S3, Y(Output). 0, 0, 1, T1. 0, 1, 0, T2. 0, 1, 1, T3. 0, 1, 1, T4. 1, 0, 1, T5. 1, 1, 0, T6. 1, 1, 1, T7. 1, 1, 1, T8. Main. // Write Some Verilog ...
確定! 回上一頁